PIC16F737-I/SP【PDF 10/231 页】IC PIC MCU FLASH 4KX14 28DIP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3841

6页 7页 8页 9页 [10页]11页 12页 13页 14页

PIC18F2X1X/4X1X

DS39636D-page 112

2009 Microchip Technology Inc.

9.6

Parallel Slave Port

In addition to its function as a general I/O port, PORTD

can also operate as an 8-bit wide Parallel Slave Port

(PSP) or microprocessor port. PSP operation is con-

trolled by the 4 upper bits of the TRISE register

(Register 9-1).

Setting

control

bit,

PSPMODE

(TRISE<4>), enables PSP operation as long as the

enhanced CCP module is not operating in dual output

or quad output PWM mode. In Slave mode, the port is

asynchronously readable and writable by the external

world.

The PSP can directly interface to an 8-bit micro-

processor data bus. The external microprocessor can

read or write the PORTD latch as an 8-bit latch. Setting

the control bit PSPMODE enables the PORTE I/O pins

to become control inputs for the microprocessor port.

When set, port pin RE0 is the RD input, RE1 is the WR

input and RE2 is the CS (Chip Select) input. For this

functionality, the corresponding data direction bits of

the TRISE register (TRISE<2:0>) must be configured

inputs

(set).

The

A/D

port

control

bits,

PFCG3:PFCG0 (ADCON1<3:0>), must also be set to a

value in the range of ‘1010’ through ‘1111’.

A write to the PSP occurs when both the CS and WR

lines are first detected low and ends when either are

detected high. The PSPIF and IBF flag bits are both set

when the write ends.

A read from the PSP occurs when both the CS and RD

lines are first detected low. The data in PORTD is read

out and the OBF bit is clear. If the user writes new data

to PORTD to set OBF, the data is immediately read out;

however, the OBF bit is not set.

When either the CS or RD lines are detected high, the

PORTD pins return to the input state and the PSPIF bit

is set. User applications should wait for PSPIF to be set

before servicing the PSP; when this happens, the IBF

and OBF bits can be polled and the appropriate action

taken.

The timing for the control signals in Write and Read

modes is shown in Figure 9-3 and Figure 9-4,

respectively.

FIGURE 9-2:

PORTD AND PORTE

BLOCK DIAGRAM

(PARALLEL SLAVE PORT)

Note:

The Parallel Slave Port is only available on

40/44-pin devices.

Data Bus

WR LATD

RDx pin

RD PORTD

One bit of PORTD

Set Interrupt Flag

PSPIF (PIR1<7>)

Read

Chip Select

Write

TTL

WR PORTD

RD LATD

Data Latch

Note:

I/O pins have diode protection to VDD and VSS.

PORTE Pins

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式